Thursday 17 September 2020

Engineering Manager

Intel - Bangalore, Karnataka - Develops and supports design for test (DFT) structures. Determines design for test approaches and develops DFT architecture. Designs and verifies DFT structures for memories (MBIST), digital and analog circuitry. Performs scan synthesis. Creates, simulates and verifies automatic generated test patterns (ATPG). Creates functional tests and corresponding test patterns. Knows about failure mechanisms in silicon production and creates test algorithms. Supports silicon bring up of test patterns. Performs diagnosis of test patterns on silicon and optimizes test time. Qualifications BSEE with 7+y... - Permanent - Full-time

source http://jobviewtrack.com/en-in/job-4b1e4168430306004211520a06064e2a044e150f0c0128665c434c030a1c25314e04010f0b0217491a0f684b191c0a14/9009d752d6becfbf1f49a143f7fade91.html?affid=aec4b202b3e7b41b

No comments:

Post a Comment